The CD4099BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input (E), active high clear input (CL), a data input (D), and eight outputs (Q0–Q7).
Data is entered into a particular bit in the latch when that bit is addressed by the address inputs and the enable (E) is LOW. Data entry is inhibited when enable (E) is HIGH.
When clear (CL) and enable (E) are HIGH, all outputs are LOW. When clear (CL) is HIGH and enable (E) is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode (E = CL = LOW), changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode (E = HIGH, CL = LOW).
We will endeavour to hold stock of all popular semi-conductor products, as well as maintain prices. However, please note that due to the volatility of pricing and availability of certain semi-conductor products, we have the right to amend prices or delete products from our database, without notice.
.
This product was added to our catalog on Monday 01 May, 2006.
